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ABSTRACT 
. ,· 
One of the goals of IC design and manufacturing is to develop an IC test generation strategy 
that will produce consistently high quality characterization and production type tests for a 
wide range of devices in a cost effective manner. Previous publications on testing have 
emphasized the development of automatic TPGs ( Test Program Generators). TPGs have 
successfully reduced the cost of developing and maintaining many test programs, but tend to 
/ be inflexible in terms of meeting diverse testing requirements. 
This thesis suggests that the structure of the test program, generated by a TPG, impacts the 
effectiveness of the test generation strategy. A test program structure that separates general 
and device-dependent source code, is proposed. The general code is reusable whereas the 
device-dependent code is replaced for each new device. An jmplementation of this structure 
has been written in ATL (Advanced Test Language) to ru11 on an Advantest® T3340 test 
system. 
This method permits simultaneous development of a characterization and a production test 
program by allowing one database to drive both. The structure is modular to encourage a 
one-to-one correspondence between the generated test program and the CRT image presented 
to the user by the TPG. This helps to reduce development time. Default program flow and 
test definitions are readily altered to fit special requirements. Debugging hooks are provided 
where test system utilities fall short. Depending on a hardware switch setting, the test 
program operates in either production or characterization mode. 
1 
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I. INTRODUCTION 
This paper addresses problems associated with testing digital ICs. Since there are numerous 
methods of and reasons for testing, some clarification may be in order. 
Testing, as presented here, follows a device from development through production. The 
device may be an SSI or VLSI circuit. The tool of choice is a test system comprised of 
hardware and software components commonly referred to as ATE ( automatic test equipment). 
The hardware consists of a computer (CRT, CPU, memory, disk, tape), a test head which 
'contains electronics to stimulate the DUT ( devi°ce under test) and relay the DUT's response, 
and a cast of supporting hardware. The software consists of an operating system, a test 
language, and supporting utilities. 
< ; 
The tests performed on the DUT fall into two categories: functional and parametric. The 
parametric tests may further be subdivided into AC and DC tests. The functional tests 
assure that the DUT conforms to truth tables called vector loads. Vector load source files 
contain symbols representing logic states which are used to stimulate the DUT and anticipate 
its response .. AC tests consist of timing measurements such as set-up and hold times and 
propagation delay. DC tests consist of various voltage and current measurements. Other 
tests may be derived from the major types. For example, the repeated application of a 
functional test to determine the maximum clock rate at which the DUT will operate, is 
referred to as a frequency test. 
As a device progresses from development to production the emphasis changes from device 
characterization to device classification. The associated test implementations are drastically 
different since the former requires time consuming data gathering whereas the latter requires 
speedy execution. 
The purpose of these tests is to ensure the functionality of the DUT in the environment for 
which it was designed by gathering data in the environment of the ATE. The two 
2 
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environments usually have different electric properties. There is ample room for the 
I 
application of transmission line theory to clarify problems associated with the DUT / ATE 
interface, control system theory to address problems associated with ATE power supply 
, 
response to DUT demands, and other forms of ingenuity to deal with problems arising from 
the fact that at any point in time, state of the art devices are tested with older technology. 
Historically, test engineers would manually write a device characterization test program, if 
necessary,. and then a production test program. This turned out to be too time consuming 
and therefore expensive, so attempts were made to define standard test languages, standard 
test modules, and automatic TPGs ( Test Program Generators). These efforts have produced 
such test program generation tools as ATLASl1l (Test Language), ICTESTl2l (Test Language), 
' and ALPHA 11[3] (Test Prc>gram Generator). At AT&T Bell Laboratories, similar efforts have 
produced T1F[4] (Tester Independent Format), Sentry Test Modulesl5l , TPGl6l [7] (Test 
Program Generator), TPG2[s] [9!, and ATGENl10l (Automatic Test Program Generator), of 
which TPG2 and ATGEN are still in use. TPG2 interprets CAD tool output and standard 
libraries to generate test programs suitable for production. ATGEN allows test engineers to 
enter data via a form editor and generates test programs suitable for device characterization. 
The TPGs, TPG2 and ATGEN, successfully reduced the expense of developing and 
maintaining IC test programs for a large number of devices, but problems remained: Test 
engineers had to learn two very different systems in order to generate both characterization · 
and production programs. It was difficult to determine whether the two programs allocated 
system resources in the same way. Test program adaptations to comply with device 
requirements for which the TPGs were unprepared, were awkward to implement. For these 
reasons the author developed a general test program named GENTEST. This program 
consists of a variety of original and borrowed code and ideas, adapted to fit into a modular 
. ' 1 
. 
structure. The main feature of GENTEST is the sharing of databases between test routines 
3 
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which perform diverse functions such as characterization and production testing. GENTEST 
programs are currently generated by manually providing device~dependent information in the 
appropriate files and then translating the corresponding routines. The author's suggestion is 
that TPGs could benefit by generating a test program utilizing this type of structure. 
2. TEST GENERATION STRATEGY 
The overall goal is to develop a test generation strategy that will produce consistently high 
quality characterization and production type tests for a wide range of devices in a cost 
effective manner. 
2.1 What are the Obstacles? 
Integrated circuit pin counts and operating frequencies continue to rise with advances in IC 
technologies. Test systems that meet these evolving testing requirements, and test program 
development time on those systems are ·becoming increasingly expensive. It is in the interest 
of IC design and manufacturing organizations to automate the generation of IC test programs 
for the purpose of saving time in the generation and maintenance of these test programs. 
Some ATE manufacturers are beginning to offer automatic TPG software, but a TPG that is 
conversant with in-house CAD tools is preferable. Also, a leading edge IC design and 
manufacturing organization can not' afford to be tied to any one specific ATE vendor. ATE 
system vendors are independently developing hardware an.cl software systems but there are no 
existing standards1. 
Ideally, an IC design and manufacturing organi~ation would like to have a TPG which would 
automatically generate test programs suitable f9r every kind of IC device, from CAD tool 
output. The debugging facilities on the target test system would direct the user back to TPG 
1. E01F[11J and: TISss!12J repr~sent efforts t·o develop standards. 
4 
i\ 
parameters, thereby reducing the amount of study required for test engineers to use new test 
systems. The test program would be hidden from the user, Jthe way machine language is 
hidden from a high level language programmer. Although systems of this type are emerging, 
they can not foreclose the possibility of accessing the test program for the following reasons: 
• While testing requirements for the majority of devices are predictable, new technologies 
and designs bring about requirements which are either unforeseen or too unique to be 
incorporated in an automatic TPG. 
• The TPG can not always make the final determination as to whether a particular type of 
test applicable to a given OUT pin. 
• Power supply variations that occur due to the fluctuating power requirements of the OUT 
and the reaction time of the test system power supplies may influence test results. 
• Waveform distortion that occurs due to impedance mismatches between the OUT, 
interface hardware, and the test system, affects test results. 
• Lo11g term variations of OUT parameters due to changes on the processi~g line affect test 
results. 
• The target ATE debugging facilities ref er to the test program, not to TPG parameters. 
• The test program may be destined for an environment removed from that of the TPG, 
when second sourcing a device for instance. 
The penalty for ignoring these factors is the introduction~-~ me;15urement error, whose 
-'i.~·. J . 
-'i';,".# 
magnitude may not be tolerable. If, as expected, the user must eventually relate to the test 
program, then the structure of that program and its relationship to the TPG user interface 
will ultimately affect productivity. 
5 ;-'! ,, 
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2.2 Approaching the Problem 
The conventional test generation approach, as depicted in Figure 1, is that the TPG generates 
a test program based on information supplied by CAD tools and users or both. The emphasis 
of this work is on the test program and the effect it has on the overall test program generation 
strategy. Figure 2 illustrates the main feature of the proposed variation on the conventional 
approach: the test program is divided into device-dependent and general files. The following 
sections off er some programming objectives and guidelin;~s and a finer grained definition of 
the general test program structure. The concepts outlined in these sections are embodied in 
GENTEST, the author's implementation of a general test program in Advantest's ATL. 
3. GENERAL TEST PROGRAM OBJECTIVES 
A general test program should meet the following objectives: 
• Flexibility: it must address the need to test a wide range of devices. 
• Timely Program Development: it should consist of small source modules with reasonable 
compilation times and debugging hooks. 
• Provide Characterizat£on: it must be able to gather numeric data, a time consuming task. 
• Uniform Output for Data Analysis: the data output of different test programs must be 
consistent enough to allow general data processing routines to extract pertinent 
information and prepare it for statistical analysis. 
• Provide Production Testi·ng: it must be able to classify the OUT as quickly as possible. 
• Ease of Program Operation: it should have a standard operator interface. 
• Ease of Program Mai"ntainabi/1:ty: it should have a standard test program format and help 
reduce the proliferation of test program versions. 
6 
• Correlation between the TPG User Interface and Test Program Structure : TPGs are as 
yet not capable of producing a completed test program from CAD tool output except for a 
restricted class of devices. This implies the necessity of user intervention. To ~nhance 
productivity, the TPG User interface should have a readily discernible correlation to the 
test program structure. 
• Feedback to TPG: the TPG must stay abreast of technology and associated testing 
techniques. Newly developed test techniques should find their way back to the TPG to 
insure continued broad-based applicability of the test programs generated by the TPG. 
It is recognized that some of these objectives conflict. It is my intention that the test 
program structure and programming guidelines should provide a satisfactory resolution to 
these conflicts. 
4. PROGRAMMING GUIDELINES 
To encourage correspondence between the TPG user interface and the test program structure, 
it is proposed that the general IC test program structure acquire some of the features 
associated with TPGs such as a data base, templates, and tables. In the general IC test 
program structure, the data base is broken up into files which are inserted into the test 
program at compilation time by a compiler preprocessor. The test language macro is used to 
define individual tests (templates are used to perform that function, among others, in the 
TPG). Tables are constructed by the use of arrays, data structures, and macro calls. 
Program structure symmetry, if not too costly, is preserved in the hope of revealing the 
systematic approach behind the test generation strategy. This symmetry, however, may elude 
the casual observer since almost every rule has its exceptions. For this reason I off er the 
fallowing guidelines, the observance of which has resulted in the GENTEST structure. 
General code is located in subroutines. The exception is the insert file INITGEN which 
7 
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contains some generally useful definitions. 
Device dependent code is located in insert files. The exceptions are the scramble table (the 
file SOCKET in the case of GENTEST) and the MAIN program. The default program flow, 
determined by MAIN, is adequate for most devices. For the remaining devices the flow is 
easily altered. 
Insert files of the four types (initialization, set-up, specification, and macro call) are present in 
each module, if their 'contents can not be generalized. Initialization, in this context, refers to 
0 
constants and variables used by more than one subroutine. The set-up files are so called 
because they set up the test system resources, that is, they set test system driver and 
comparator levels, timing generator offsets, and assign these resources to specific pins. The 
specification files contain the specification values against which the performance of the DUT 
is to be measured. The macro call files refer to the actual execution of individual tests. The 
exception is the FUNCTIONAL and FREQUENCY test module. The file VECLDS does not 
fit any of the foufihsert file types. It contains an array of vector load names. Also, there is 
no FQSPEC file even though the frequency tests are compared to a specification which can 
not be generalized. The frequency specification is in the INITDEV file because it must be 
shared by the AC test module. 
All subroutines belonging to a module share the insert files belonging to that module. All test 
subroutines also share the insert files INITDEV and INITGEN. There are six modules: 
MAIN, PERFORMANCE BOARD test, CONTACT and DIODE test, FUNCTIONAL and 
FREQUENCY test, AC test, and DC test. The MAIN module is the exception. It controls 
.:" 
test progr·am flow, determines the net result of testing, and contains information which affects 
all other modules. 
The guidelines so far, have been presented at the file level. Additional soft constraints can be 
placed · upon file contents to facilitate comprehension and increase program flexibility and 
8 
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execution speed. 
The first of these additional constraints requires evaluating the relative worth of program 
attributes. Program execution speed and functionality are given preference over modularity. 
Modularity is given preference over symmetry. In the production subroutines, execution 
speed reigns supreme whereas in the characterization subroutines functionality dominates. 
The second constraint is that the event sequence followed by the subroutines be clearly 
delineated. Each test subroutine roughly follows this sequence: initialize variables,·· define 
macros, power up the device, set up the test system, calibrate, execute tests, evaluate results, 
and set categories. Variations on this theme arise from the need to loop through some portion 
of these activities and ·· the need to decide whether calibration is necessary. A pictorial 
• 
representation is found in Figure 10. 
The third constraint is to break up the test system set-up information into two components: 
one which will initialize test system resources and another which needs to be invoked with 
, 
each repetition or invocation of a test. This is a time saving device used since the number of 
repetitions or invocations may grow quite large. 
The fourth constraint is to put the information contained in the insert files in tabular form 
whenever possible. This makes it easier to locate pertinent information while debugging the 
test program or DUT and lends itself to tester independence. 
The fifth and last constraint is to reduce macros to the lowest common denominator, bearing 
in mind the effect on test execution time. A case in point is the AC test. Instead of having 
separate macros to perform set-up, hold, assertion, negation, and tristate timing tests, there is 
one macro which performs all of these tests. The benefit is that the user can observe 
immediately that these tests are performed in a similar manner. Diff eren~es are easily spotted 
by comparing tabularly arranged macro call arguments. 
9 
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5. GENTESTSTRUCTURE 
5. I Test Language Dependency 
To what extent is this structure system-independent? This question may be answered 
indirectly. Advantest ATL (Advanced Test Language), the language used to implement 
GENTEST, is a FORTRAN based language. The features of ATL that form the backbone of 
the GENTEST structure are the following: 
• External subroutines: these are necessary to allow incremental compilation of the test j 
program. This keeps compile time reasonable during program development. 
• The ATL INSERT directive: this, or an equivalent thereof, is necessary to incorporate 
device-dependent information into test subroutines. This is the mechanism by which the 
sharing of device-dependent code takes place. The program statement 
INSERT FILENAME 
causes the translator to replace it with the contents of the source file FILENAME. 
• M~4CRO definitions: these are desirable as a method of defining individual tests because 
they have.no runtime overhead and and because they can be redefined. 
• Global variables: these are necessary to pass information between external subroutines. 
5.2 Test Routine Structure 
The proposed structure is that of Figure 2. This is the same as in Figure 1 except that the 
test program source files are separated into files that contain devi·ce-dependent and general 
code. The device-dependent files serve as data for the general files, most of which are 
subroutines that perform incompatible tasks such as characterization and production type 
testing. 
• The MAIN program controls program flow, summarizes test results, and categorizes 
devices. 
10 
• Menu selection of options is provided. 
• A minimum number of subroutines is provided. Each subroutine performs one of the 
following test types: performance board, contact, diode, functional, frequency, AC, and 
DC. The frequency, AC, and DC routines each have a production and characterization 
version. The frequency characterization test is further broken down into a linear and 
binary search. 
• Each of the previously mentioned subroutines contains individual test descriptions in the 
form of macros. / 
I 
• Where both production· and characterizati~n versions of a subroutine exist, the production 
... / 
\.J 
subroutine contains the production macro and the characterization subroutine contains 
the characterization macro. The two macro versions are invoked via one identifier from a 
common insert file. Which macro is invoked depends on which subroutine is running. 
• The subroutines are independent with respect to the test system set-up that is, all pins are 
disconnected at the beginning of each subroutine. 
5.3 GENTEST Modules 
On the test system, GENTEST is a collection of files residing in a directory. These files can 
be thought of as belonging to groups or modules related by function and shared information. 
The following is a brief description of these modules. Figures 4 and 5 may clarify 
· relationships between files and modules. 
MAIN Module 
The MAIN program directs the test program flow according to switches set 
via the subroutine G:MENU and categorizes the DUT by summarizing test 
results passed back by the external subri0utines. The file SOCKET contains 
the logical pin to hardware channel assignments. Only the program MAIN 
11 
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and the vector loads must be compiled in the presence of a valid socket table. 
The insert files INITDEV and INITGEN contain device specific and general 
information which is to be shared between more than one external 
subroutine. 
PERFORMANCE BOARD Test Module 
These consist of the subroutine PRFBRD and the insert files PBRDCALL 
and WBRDCALL which contain macro calls to test the package and wafer 
performance board, respectively. The performance boards may be tested for 
shorts, leakage, relay functionality, and load resistors. 
DIODE and CONTACT Test Module 
The tests are performed by the subroutines DIODE and PLANE. Since these 
tests are similar, they share the utility subroutine SHOP, tb.e insert file 
DIODSU, and two vector loads called DIODPAK and DIODWAF, to test 
packages or wafers. PLANE allows the operator to determine if contact has 
been made to the wafer under test. DIODE verifies the functionality of the P 
and N protection diodes. 
FUNCTIONAL and FREQUENCY Test Module 
,-. 
There are two functional test subroutines: FNC and FNP for 
characterization and production respectively, and three frequency tests: 
FQBC and FQLC, for characterization, and FQP for production. FQBC and 
FQLC perform binary and linear searches respectively. Multiple categories 
are available to classify the DUT with respect to 'Operating frequency. The 
associated insert files are FCALL, FSU, and VECLDS. 
AC Test Module 
12 
There are two AC subroutines: ACC, for characterization, and ACP, for 
production. These subroutines will measure assertion, negation, tristate, 
set-up, and hold times as well as derived measurements such as pulse width 
or rise and fall time. Correction factors are incorporated before judgment is 
passed on the results. Multiple categories are available to classify the DUT. 
The associated insert files are ACCALL, ACSU, and ACSPEC. 
DC Test Module 
There are two DC subroutines: DCC, for characterization, and DCP for 
production. These subroutines will test for VIH, VIL, VOH, VOL, JOH, IOL, 
IO ZH, IO ZL, IIH, 111, and dynamic and static IDD. The associated insert 
files are DCCALL, DCSU, and DCSPEC. 
5.4 File Naming Conventions 
(J 
The GENTEST naming conventions a~e as follows: 
' 
• Files associated with the AC (timing) tests beg£n with the letters "AC". 
• Files associated with the DC (voltage and current) tests beg£n with the letters "DC". 
•·Files containing set-up~{test system resource allocation) code end with the letters "SU". 
• Files containing macro calls end with the letters ti QALL ti. 
' !·""~.~; 1 .. ~.:'·i, 
vft~· 
• Files containing DUT specification data end with the letters "SPEC". 
• Production external subroutine names end with the letter "Ptl. 
• Characterization external subroutine names end with the letter "C". . ., 
• Performance board test related files contain the letters "BRDtl. 
13 
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5.5 File Types 
The file types are as follows: 
• Command file: These files are provided to initialize test set conditions and restore default 
switch settings. 
• Program: GENTEST contains only one program: MAIN. 
• External subroutz"ne: External subroutines are kept in separate files and are invoked using 
the CALL statement as opposed to internal subroutines which are invoked using the 
GOSUB statement. External subroutine files contain macro definitions. 
• Insert file: An insert file starts with the comment "GENTEST INSERT FILE 
FILENAME" by convention. A file of this type is automatically inserted into an external 
subroutine or program at translation time by the statement "INSERT FILENAME". 
• Socket table: GENTEST contains only one socket table, the file SOCKET. 
• Vector load: Vector loads are supplied by the user. Three special purpose vector loads are 
required: DIODPAK, DIODWAF, and DCLOOP. 
The MOST XII operating system command "ALIST FILENAME" will list the first line of 
the file FILENAME. This is useful for identifying file types and the program. If all 
GENTEST programs use the name S.OCKET for example, then ALIST SOCKET can be used 
to identify the device, provided that the first line of the file SOCKET is appropriately 
commented. 
5.6 File Contents 
Figures 6, 7, and 8 show the file contents of the core GENTEST files. The listing below 
includes those files and some files which are not part of the test program, but perform some 
supporting functions. 
14 
AOC 
ACCALL 
ACP 
ACSPEC 
ACSU 
CHANNL 
DCC 
DCCALL 
DCP 
DCSPEC 
DCSU 
DIODE 
DIODSU 
.FCALL 
external subroutine - AC (timing) test for characterization. 
z"nsert file - this file, which contains AC (timing) test macro calls, is inserted 
into the external subroutines AOC and AOP. 
external subroutine - AC (timing) test for production., 
z"nsert file - AO { timing) specifications and correction factors; used by ACC 
and ACP. 
insert file - test system set-up (resource allocation) for AOC and ACP. 
external subroutine - converts software pin lists to hardware channel lists 
and vie€ versa. 
external subroutine - DC (voltage and current) test for characterization. 
insert file - contains DC (voltage and current) test macro calls; used by 
DCC and DCP. 
external subroutine - DC (voltage and current) test for production. 
insert file - contains DC (voltage and current) specifications; used by DCC 
and DCP. 
insert file - test system set-up (resource allocation) for DCC and DCP. 
external subroutine - P and N protection diode test. 
insert file - test system set-up (resource allocation) for DIODE and PLANE; 
assigns test system resources. 
insert file - contains functional test macro calls; used by FNC, FNP, FQBO, 
FQLC, and FQP. 
FNC external subroutine - functional characterization test. 
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FNP external subroutine - functional production test. 
FSU insert file - test system set-up (resource allocation) for FNC, FNP, FQBC, 
FQLC, and FQP. 
FQBC 
FQLC 
FQP 
GLOBS 
GMENU 
INITDEV 
INITGEN 
:MAIN 
external subroutine - frequepcy binary search for characterization. 
external subroutine - frequency linear search for characterization. 
external subroutine - frequency test for production. 
external subroutine - used to initialize the global variables which are used 
by the GENTEST program. The values stored in_ these variables normally 
survive from one test system user to the next. Since these variables affect 
program behavior, they need to be initialized. 
external subroutine - used to display and set GENTEST program options. 
' 
insert file - user supplied device-dependent information: initialization of 
pinlists and variables. It contains variables that control the operating 
frequency and the power supply voltages at which the external subroutines 
are executed, pass category definition, and all variables that are affected by 
test mode; it is used by MAIN and all external subroutines except SHOP and 
G:MENU. 
i·nsert fi"/e - contains device independent definitions: fail categories, 
function keys, log keys, and action selectors, timing generator numbers, and 
various variables shared by Ml\.lN and all external subroutines except SHOP. 
program - controls program flow by way of function key switches and 
, I 
external subroutine calls and interprets categories set by external subroutines 
to arrive at a summarizing categorization of the DUT . 
• 
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PAK command fi"/e -- should be executed in test mode, at the outset of each 
session, to initialize test system for package testing. 
PBRDCALL insert file - contains package performance board test macro calls; inserted 
into PRFBRD. 
PLANE 
PRFBRD 
SETUPl 
SETUP2 
SHOP 
SOCKET 
VECLDS 
WAF 
external subroutine - checks for contact between the wafer and the probes. 
external subroutine - performance board check; if the performance board 
identification, that is, the control word (CW) on the performance board, 
matches the variable PBRDID then the macros in PBRDCALL are invoked, if 
the performance board identification matches the variable WBRDID then the 
macros in WBRDCALL are invoked. The variables PBRDID and/or 
WBRDID are defined in the file INITDEV. 
command file - contains function key, log key, and action selector switch 
settings saved by GMENU when executed on test head 1. 
command file - contains function key, log key, and action selector switch 
settings saved by GMENU when executed on test head 2. 
external subroutine - checks for shorts, opens, and high impedance contacts; 
called by PLANE and DIODE. 
socket table - logical pin to hardware channel scramble table. 
insert file - array of vector load names used by FNC, FNP, FQBC, FQLC 
and FQP. 
command file - should be executed in test mode, at the outset of each 
session, to initialize test system for wafer testing. 
) 
WBRDCALL insert file - wafer performance board test macro calls; inserted into 
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PRFBRD. 
6. RESULT 
The purpose of GENTEST is to reduce test program development and maintenance time in 
the face of uncertainty about the requirements of future designs and technologies. The test 
program for a specific device may be generated either automatically, as the output of an 
automatic TPG, or manually, by filling out the database portion of the GENTEST structure. 
Either process is faster by an order of magnitude than manually generating a test program 
without the aid of a TPG or GENTEST structure. It is difficult to be precise about the gains 
made through the application of these methods because many factors influence the results. 
Factors that influence the amount of time it takes to generate a test program are the 
experience of the test engineer, the amount of time allotted to the test engineer on the ATE, 
the complexity of the DUT, the requirements of the DUT ( do they tax the capabilities of the 
ATE?), the availability of information about the DUT, and the applicability of previously 
developed testing methods to the DUT. Nonetheless, the author's subjective observations are 
that it may take a test engineer three months to a year and a half to manually generate a test 
program. The second GENTEST program, requiring the provision of device-dependent 
information only, was generated in a week. TPG2 can generate a test program in less than an 
hour, provided the manual data entry is minimal, that is, the data is extracted from CAD 
tools. 
6.1 GENTEST Attributes 
The contribution that GENTEST can make as the output of a TPG is difficult to quantify, 
but the following sections describing GENTEST attributes should explain why the author 
. ~ 
believes that the contribution is a. positive one.· Each of the following sections views 
GENTEST. with a different goal in mind. 
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6.1.1 Test Program Generati"on 
When a test program generator is used to generate an IC test program of the GENTEST 
structure, the test generation process benefits because the TPG can provide services which 
GENTEST can not provide for itself. For example, .a TPG can check data types and limits, 
J 
offer a simpler user interface, add a level of flexibility, and extract information ;required for 
documentation. GENTEST, when generated by a TPG, can improve the test generation 
process because it provides production and characterization tests with one data set, it 
increases the number of devices for which the TPG is a useful tool, it provides a feedback 
path of testing methods to the TPG, and it allows a TPG output processor to be implemented 
incrementally. In short, the TPG generating a test program employing the GENTEST 
structure is more powerful than either would be by itself. If GENTEST is generated by an 
• 
automatic TPG, it will not greatly affect the test program development time for the majority 
of devices whose needs are predictable, considering the current automatic test generation 
methods. It will expedite the program development for unusual devices and the program 
maintenance required for all devices. It is the author's belief that the GENTEST structure 
attains the previously stated objectives and that compromises, though unavoidable, are 
minimal. 
Although GENTEST can be used to generate a test program manually, the view is taken that 
a TPG will ultimately generate the first draft of a test program. Being denied perfection, 
TPGs and test programs are expected to be under develo.pment at all times. The interface 
between a TPG and a test program should therefore ensure the maximum independence of the 
two. This interface is embodied in the GENTEST INSERT files which contain device-
dependent information described by a subset of the target system programming language, 
that is Advantest's ATL. The bulk of these files fall under the headings of initialization, test 
system set-up (resource allocation), macro calls (test execution), and device specifications. 
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This information is then utilized by the general test routines which may be generated by the 
TPG or copied from a standard library to a user's directory. This approach has several 
ramifications: 
• The TPG can give a user the opportunity to save alterations made to general source files 
when regenerating a test program, that is, the TPG can recognize when a general file has 
been altered and choose to overwrite the device-dependent files only. This is deemed 
necessary because, even though most test programs perform the s~me types of tests, there 
are, by necessity, variations to the manner in which these tests are executed. Altered tests 
can be marked non-standard by the TPG. 
• A user, familiar with the specification of the interface between the TPG and the test 
program or the format and nature of the device-dependent information if preferred, is free 
to develop reusable routines to fill needs not addressed by the TPG. If deemed general 
enough, these can find their way back to the TPG to be offered to other users. 
• Since the device-dependent information is expressed in a subset of the target machine 
·., __ .,. 
language, it may be easier to provide a read-back mechanism from the test program to the 
TPG. This is done to allow test program regeneration on the same test system or test 
program generation on a different test system. 
The GENTEST program also meets some other concerns. Mechanisms exist for the sharing of 
AC and DC test results between external subroutines, in case these are needed for runtime 
adjustments. The functional and AC modules allow multiple set-ups in case one set of test 
system resource allocations will not suffice for all vector loads. The frequency and AC tests 
will check against mu~tiple sets of device specifications for the separate binning of fast and 
slow devices. Guard-banding for the frequency, AC, and DC tests is provided for production 
testing at where the value of the guard-band varies depending on what stage ,in the 
production process the testing is being done. The shared database eliminates the previous 
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redundancy of effort required to produce programs for characterization and production. 
The development of a standard format test program is encouraged since this is the default 
configuration of GENTEST whereas most of the variations required to test unusual or leading 
edge devices can be incorporated with relatively little effort. 
6.1.2 Debuggz"ng and Fine Tunz"ng 
A major purpose for the existence of GENTEST is to relieve the user of the task of having to 
debug the test program. A major function of the TPG is to extract accurate data from CAD 
tools to drive the test program. Although much progress has been made to achieve these 
goals, ultimately the user must insure that the DUT and not the test system or a test program 
error is causing· a test to pass or fail. The GENTEST program helps by providing direct 
access to failing tests where possible and diagnostic output to complement test system tools. 
The device-dependent information which is frequently altered during the debugging process is 
accessible by file name in concentrated and, when. possible, tabular form to avoid time 
consuming searches . 
. 6..1.3 Operation and Maintenance 
Operation and maintenance are of largest concern in the production environment. The 
{:_ 
features that aid in debugging and fine tuning are helpful during program maintenance as 
' 
well. Device specifications, guard-band values, correction factors, and device binning are 
easily altered with or without the aid of a TPG. The standard test program format is 
desirable from the point of view of the production test engineer who must maintain many 
such programs. This format suffices for a great number of devices thereby encouraging its 
use. The fact that for each production test there is a parallel characterization test is 
sometimes helpful when troubleshooting a test program. 
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6.1.4 Data Collection " 
GENTEST produces data in a format that is easily converted into a format recognizable by a 
data analysis tool such as the UNIX® tool "S ". Selective gathering of data may be done via 
prograI\1 switches set from the menu. When gathering data on a large number of devices the 
user may instruct the program to collect AC data only if the DUT passes the functional and 
frequency tests. 
6.2 GENTEST Applied 
GENTEST has been used to test two devices: the WE® 32206 Math Acceleration Unitl13J and 
a Wide Band Quad Receiver/Driver/D Flip-Flop, which is not commercially available. These 
two devices occupy opposite ends of the spectrum in terms of transistor count. The first is a 
CMOS and the second an NMOS device. Figures 11 and 12 show the menu that is displayed 
on the CRT by the subroutine GMENU. Test program output depends on which menu items 
are selected. Figures 13 through 20 show the type of data generated by the test program in 
the characterization mode. Figure 20 is the output format generated by choosing to run the 
diode, functional, frequency, AC, and DC tests without invoking any of the options associated 
with those tests. 
Both devices were subjected to functional, frequency, AC, and DC tests. The diode test was 
applicable to the CMOS but not to the high speed NMOS device. Test results appeared 
reasonable when compared to oscilloscope readings. The effects of the test system 
transmission line, which connects the DUT to the test system pin electronics, were noticeable 
in the AC tests but were accounted for by incorporating offsets. 
The tests for both devices were programmed by inserting code into the device-dependent files 
only with two exceptions. The first lin,e of the MAIN program was altered to incorporate the 
name of, the DUT and, because the production test section of MAIN calls the subrout'ine 
DIODE by-default, that call was removed in the case of the high speed NMOS device. 
; 
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6.3 The ATE Vendor a.nd GENTEST 
A program utilizing the GENTEST structure could be supplied by an ATE vendor. This 
would allow an IC design and manufacturing organization to write a TPG output processor for 
a specific test system incrementally. Each increment lends additional flexibility to the TPG 
so that it can generate test programs for a wider varietyJof devices: 
• The TPG generates the insert files ( device-dependent code) only. The user can change test 
program flow by editing the source file MAIN. 
• The TPG generates the program flow portion of the file MAIN. 
• The TPG generates unique label names for the GENTEST subroutines (general code). 
• The TPG generates application specific macros for the GENTEST subroutines (general 
code). 
The last item allows the user to compile MAIN with a compiler option whose effect is the 
following: instead of having a MAIN program call external subroutines, the external 
subroutines are treated as insert files thus creating one large object file. The large MAIN 
program object file executes faster than a MAIN program object file that calls external 
subroutines but takes much longer to compile. 
6.4 Summary 
The author has written a general test program, named GENTEST, based on established 
testing practices and procedures. GENTEST has been used to successfully test the 
.. 
WE® 32206 Math Acceleration Unit and a Wide Band Quad Receiver/Driver/D Flip-Flop. 
GENTEST programs are currently generated by manually entering the code required in the 
device-dependent files. Observation confirms that using this method is an order of magnitude 
, 
improvement over manually generating an entire test program. This improvement is manifest 
in the amount of time it takes to generate and debug a test program, and in the quality and 
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· consistency of the test programs generated. Most of the methods used to achieve speedy 
program execution necessary for production have been incorporated in the general code. 
Device characterization is available at the flick of a switch. Parallelism between production 
and characterization routines allows cross-checking test results. This parallelism may be 
forfeited for still faster execution time, if desired, by substituting a tight functional test for 
several parametric tests. 
.~ \~ JI·. 
A TPG could generate a GENTEST type structure to the benefit of both. GENTEST would 
benefit bec,ause the TPG can perform functions like: 
f .,.,"~,...,,, • 
• Gathering CAD data. 
• Checking data types and limits. 
• Providing a friendlier user interface. 
The TPG could benefit by employing the GENTEST structure because: 
• The TPG provides production and characterization tests with one data set. 
• The number of devices for which the TPG is a useful tool, is increased. 
• The feedback path of testing methods to the TPG is improved. 
• A TPG output processor can be implemented incrementally. 
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7. APPENDIX: Glossary or Terms I 
', 
I I 
AC test Waveform timing measurement. 
ATL Acronym for Advantest's Advanced Test Language, an extended 
FORTRAN type language. 
assertion 0 to 1 transition for positive logic. 1 to O transition for negative logic. 
assertion test AC test that measures propagation delay for DUT output assertion. 
characterization test A test that reports discrete measured values. 
DC test 
derived test 
DUT 
external subroutine 
dynamic IDD 
frequency test 
function key 
Steady state voltage or current measurement. 
AC test measurement such as pulse width or duty cycle that involves 
two edges and must therefore be derived from two previous 
measurements. 
Acronym for Device Under Test. 
Subroutines that are called by the CALL statement and return via the 
RETURN statement. An external subroutine resides in a separate file 
headed by the statement SUBR SUBROUTINENAME. No reference is 
made to a socket table because the subroutine inherits that table from 
the ~ailing program. 
DC test that measures the amount of current consumed by a device 
when active. 
Functional test performed at various frequencies to find limiting 
frequency or confirm operation at specified frequencies. 
( 
A key {on the test syste:rp control box whose position, on or off, can be 
determined by the test program. 
27 
functional test 
high threshold test 
hold test 
IIH 
IIL 
insert file 
Confirms that the DUT conforms to its truth table. I 
DC test. See VIH. 
AC test that measures the amount of time an input signal must be held 
after a latch or reference point in order to be latched. 
DC test that measures input leakage. The input to a buffer is pulled 
high (VIH). The leakage current is expected to stay within specification 
(IIH). 
DC test that measures ~,nput leakage. The input to a buffer is pulled 
low (VIL). The leakage current is expected to stay within specification 
, 
(IIL ). 
A file whose text is inserted into another file as part of the translation 
process. The ATL statement INSERT FILENAME precipitates this 
action. 
internal subroutine Subroutine that is called by the GOSUB statement and returns via the 
GOTO CONTINUE statement. It resides within the file from which it 
is called. If the contents of FILE! reside in FILE2 because FILE2 
contains the statement INSERT FILE!, subroutines in FILEl are 
deemed internal to FILE2. 
IOH 
IOL 
DC test that measures output current. The high DUT output is pulled 
low (VOL). The output current is expected to be better than or equal 
to specification {IOH). 
DC test that measures output current. The low DUT output is pulled 
high (VOHJ. The output current is expected to be better than or equal 
to specification (IOL ). 
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IOZH 
IOZL 
DC test that measures output leakage current. The DUT output is 
tristated and then pulled high (VO ZH). The leakage current is 
expected to stay within specification (IOZH). 
DC test that measures output leakage current. The DUT output is 
tristated and then pulled low (VOZL). T·he leakage current is expected 
to stay within specification (IOZL ). 
load board Synonym for performance board. 
loose functional test The set-up for this type of functional test gives the device every benefit 
of doubt, that is, voltages and timing are favorably in excess of 
specification values. 
low threshold test DC test. See VIL. 
module A group of subroutine and insert files that share a common purpose. 
negation 1 to O transition for positive logic. 0 to 1 transition for negative logic. 
negation test AC test that measures propagation delay time for .DUT output 
waveform negation. 
output processor The portion of a TPG that converts tester-independent data into a test 
program for a specific test system. 
parametric test Either an AC or DC test. 
performance board A printed circuit board which serves as an interface between the test 
head and the DUT. 
production test Go-nogo test to insure device performs at specification. 
s UNIX® resident software for Data Analysis and Graphics written by 
I 
Richard Becker an,d John Chambers. 
•1 
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scramble table 
set-up 
set-up test 
socket table 
static IDD 
subroutine 
switch 
target 
test head 
test set 
threshold 
Synonym for socket table. 
Synonym for test system resource allocation. Refers to the assignment 
of voltage levels, currents, waveform formats, and other parameters to 
individual pins prior to performing a test. 
AC test that measures the amount of time an input signal must be 
asserted before a latch or reference point in order to be latched. 
A table, used by the program, that describes the correlation of test 
system hardware pins to logical pins. The logical pins are grouped by 
the programmer with respect to DUT pin types such as ADDRESS, 
DATA, INPUT, OUTPUT, 1/0, etcetera. 
DC test that measures the amount of current consumed by a device 
when inactive. 
See internal or external subroutine. 
A bit that is used to govern the behavior of the test program. A switch 
may be turned on or off via software or hardware. 
Used to denote the ATE for which a TPG is generating a test program. 
The part of the test system containing the electronics wnich stimulate 
the DUT and relay its response. 
A ~est system. 
DC test that measures the borderline voltage at which the DUT latches 
the intended state. See VIII and VIL. 
""' 
;, .. ., 
tight functional test A functional test whose set-up is done strictly to device spe·cification. 
- ,. 
One test', of this type may replace several, if pot all, AC and DC 
'., 
tristate test 
vector 
VIH 
VIL 
VOH 
VOL 
production tests. 
AC test that measures propagation delay time for DUT output 
waveform to tristate. 
One line of a DUT truth-table ref erred to as vector load. 
DC test that measures the input threshold voltage. The logic 1 voltage, 
applied to DUT input(s), is varied to find the point at which the DUT 
first recognizes the voltage as a logic 1. 
DC·test that measures the input threshold voltage. The logic O voltage, 
applied to DUT input(s), is varied to find the point at which the DUT 
first recognizes the voltage as a logic 0. 
DC test that measures high output voltage. The DUT output voltage is 
expected to remain above the specified minimum high level (VOH) 
while sinking the specified amount of current (IOH). 
DC test that measures low output voltage. The DUT output voltage is 
expected to maintain the specified maximum low level (VOL) while 
sourcing the specified amount of current {IOL ). 
0.. .. 
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PERFORMANCE BOARD Test Module: 
subroutine PRFBRD 
utility CHANNL 
insert file PBRDCALL 
insert file WBRDCALL 
·t, 
UTILITIES: 
subroutine SHOP 
subroutine CHANNL 
DIODE and CONTACT Test Module: 
MAIN Module: 
program MAIN 
subroutine G:MENU 
socket file SOCKET 
insert file INITDEV 
insert file INITGEN 
DC Test Module: 
subroutine DCP 
subroutine DCC 
insert file DCSU 
insert file DCCALL 
insert file DCSPEC 
subroutine PLANE 
subroutine DIODE 
utility SHOP 
utility CHANNL 
insert file DIODSU 
FUNCTIONAL and FREQUENCY Test Module: 
subroutine FNP 
AC Test Module: 
subroutine ACP 
subroutine ACC 
insert file ACSU 
insert file ACCALL 
insert file ACSPEC 
subroutine FNC 
subroutine FQP 
subroutine FQLC 
subroutine FQBC 
insert file FSU 
insert file FCALL 
insert file VECLDS 
Figure 4. Interrelation of GENTEST Modules 
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. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. 
. 
. 
~.---1 PLANE r--------, 
CONTACT 
and DIODE 
Test Module 
. 
. 
. 
. 
. 
. 
: r - - - - - - - - , MAIN . : . ....._ ___ _ 
: DIODSU : : INITGEN : : : -----
. 
L ________ .J 
. 
. 
. 
. : L--------~ 
~~----1 . 
. 
DIODE . . 
. 
. 
. 
· This insert file : . 
. 
. ..__ ____ ___. 
. 
. • • • e • • • • e • • • • • • e • • • e • e • e • • • • • • • • e • • e a e • • • • • • • • • e • • • • e • e • e I • • • • • • • • • • • • 
· initializes MAIN 
. 
I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I I : and every 
. · 
· : subroutine except : FUNCTIONAL : CHANNL. : . FNP and : 
. 
: : : ______ __. FREQUENCY : : : . ------ r - - - - - - - - , Test Module : 
. : : FNC : FSU : : . . 
. 
. 
. . ..__ ___ ___. L--------_J 
. 
. 
. 
. r--------, 
. :-------- r--------, : . . 
: : INITDEV : : : FQP : FCALL : : . 
. 
: L ________ ...I 
· . ....._ ___ ___. L - - - - .,_ - - - ~ 
· . 
. : : . -------- r--------, . 
· This insert file : · FQBC 
1
1 VECLDS 1
1 
: · initializes MAIN 
· · : .. and every : : ..__ ____ _..... L - - - - - - - - ..J 
· : subroutine excep!_ : · : 
. GMENU, CHANNL 
. : FQLC : . and SHOP. : · . 
. 
. . : :..__----~ : . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. . 
. 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ........ . 
. · : · r--------, AC · . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. 
. 
. 
. 
. 
. 
: : 1 ACSU I Test Module . 
. . I I 
· 
: L--------...J : L-·-__.· ACP 
· .
--:- r--------, . 
. 
Legend: 
I SUBROUTINE I 
r--------, 
: INSERT FILE : 
L--------.J 
subroutine call 
. 
. 
. 
: : ...__ __ __.. : ACCALL : : 
. .------
. . . L--------...J 
. 
. 
. 
. 
. · ACC 
.·. 
. . r--------, 
· : : ...__ __ __.. : ACSPEC : : . 
. . 
. . L--------~ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. 
. 
. 
. 
. 
. 
. 
. 
e 
e e • • e e e e e e e • e e e e e • e e e • e •• • • e I • e • • • • e e I • e e e e I e • e e e • • e e • • e e • e e • • e • • • • • • I I 
. 
. . 
. : : : r - - - - - - - - , DC : 
: : : : DCSU : Test Module : 
. ... 
. . 
.J 
. 
. 
. . L--------
. : ~:--~: DCP r--------, : 
: : : : DCCALL : : . . . 
. . . . L .J 
. 
--------. . . DCC 
·: . r--------, . . . 
: : : .___ __ ___, : DCSPEC : :4 . . . 
. 
. ------- . . L . .J 
. 
--------
. . . 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ................. . 
Figure 5. Interrelation of GENTEST Files 
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' ·. / 
Insert Files 
i 
' 
' 
FILE INITGEN 
preprocessor definitions 
terminal control sequences 
bit masks: 
function keys 
action selectors 
fail categories 
global variables 
timing generator definitions 
control box status bits 
miscellaneous 
FILE INITDEV 
global read-only storage 
pinlist definitions 
pass categories 
test periods: 
functional 
AC 
DC 
dynamic IDD 
power supply definitions: 
vss 
VDD 
power supply values: 
functional 
frequency 
AC 
DC 
guard band values 
perf ormanoe board ID 
switch sensitive values 
test modes 
global variables 
optional 
., 
FILES DIODSU 
FSU 
ACSU 
DCSU 
I test system resource allocation I 
FILES PBRDCALL 
FCALL 
ACCALL 
DCCALL 
I macro calls 
FILEACSPEC 
timing specs 
test description 
FILE DCSPEC 
voltage specifications 
current specifications 
FILE VECLDS 
I functional vector IOad names 
Figure 6. File Contents: Insert Files 
\ 
! 
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" 
Main Program 
FILE MAIN 
initialization 
insert file VECLDS 
insert file INITGEN 
insert file INITDEV 
insert file ACSPEC 
I external subroutine calls I 
I test results evaluation I 
· I set categories I 
Figure 7. File Contents: MAIN Program 
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Subroutines 
\ 
,. 
(l 
F'ILE GMENU 
I "'selection menu 
FILEPRFBRD 
performance board tests 
shorts 
leakage 
relays 
resistors 
FILE PLANE 
contact tests 
wafer contact 
contact resistance 
FILE DIODE 
diode tests 
P diode 
N diode 
FILES FNP and FNC 
I function al tests 
FILES FQP, FQLC, 
and'.FQBC 
frequency tests 
pass/fail 
linear search 
binary search & clock skew 
I 
FILES ACP and ACC 
timing tests 
setup 
hold 
assertion 
negation 
tristate 
derived 
FILES DCP and DCC 
voltage and current tests 
input threshold high 
input threshold low 
input leakage high 
input leakage low 
output leakage high 
output leakage low 
output tristate leakage high 
output tristate leakage low 
output voltage high 
output voltage low 
dynamic power supply current 
static power supply current 
Figure 8. File Contents: Subroutines 
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. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . MAIN Program Flow Chart • . . 
. 
initialize 
variables 
no 
yes 
call 
GMENU 
call 
PRFBRD 
call 
PLANE 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
Characterization & 
Program Development Mode 
. . . . . . . . . . . . . . . . . . . . . . .. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
. 
. 
· Production Mode : 
. 
. 
. yes . 
. 
no 
call 
DIODE 
. 
. 
call 
FNP 
. 
. 
. 
. 
. 
. 
. 
. 
. 
call 
ACP . 
. 
. 
. 
. 
call . . 
. 
. DCP . 
• 
. 
. 
. 
. 
. 
yes 
yes 
yes 
yes 
call 
DIODE 
call 
FNP 
call 
ACP 
call 
DCP 
. 
. . . . . . . . . . 
. 
a---. 
a----
. 
. 
. 
. 
. 
. 
..,_ ___ . 
. 
. 
. 
a--- . 
. 
. 
. 
. Mr----- . 
. 
. 
. 
. 
. 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . ~ . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
call 
DIODE 
call 
FNP 
call 
FNC 
call 
F LC 
call 
F BC 
call 
ACP 
call 
ACC 
call 
DCP 
call 
DCC 
• 
. 
yes : 
. 
. 
• 
. 
. 
. 
. 
. yes • 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
yes . 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
. 
yes . 
. 
. 
. 
. 
. 
. 
. 
. 
yes . 
. 
. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
EVALUATE 1-------~ ~------RESULTS c,------
SET 
CATEGORIES 
..... _ 
Figure 9. Flow Chart: MAIN Program 
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GENERAL TEST SUBROUTINE Flow Chart 
initialize 
variables 
define 
macros 
power 
set up 
s stem 
calibrate 
s stem 
evaluate 
results 
set 
Figure 10. Flow Chart: Typical Test,,Subroutine 
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CHARACTERIZATION & PROGRAM DEVELOPMENT iv1ENU 
'fype Hor? for help---------------------------------------------
1 PERFORMANCE BOARD TEST 
2 CONTACT RESISTANCE TEST 
3 DIODE TEST 
4 show failing pins and channels 
5 FUNGTIONAL TEST production version 
6 FUNCTIONAL TEST 
7 show first failure locations 
8 show failure mode 
9 FREQUENCY TEST production version 
10 FREQUENCY TEST LINEAR SEARCH 
11 
12 
show frequency limitation 
show failure mode 
of each vector load 
13 show pass/fail histogram 
14 FREQUENCY TEST BINARY SEARCH 
15 show frequency limitation of each vector load 
16 find worst case skew ( 4 phase clocked devices only) 
17 AC TEST production version 
18 AC TEST 
19 show individual results 
20 debug aode 
21 set trigger ste. adrs. 
0 22 DC TEST production version 
23 DC TEST 
24 show individual PASS results 
25 show individual FAIL results 
26 SPECIAL TEST 
27 CHARACTERIZATION~ PROGRAM DEVELOPMENT MODE 
28 DISPLAY MENU 
Figure 11. Subroutine G:MENU: Characterization & Program Development Mode 
PRODUCTION TEST MENU 
'fype H or ? for help 
1 FK1 
2 FK2 
3 FKS 
4 FK8 
5 FK9 
6 FK14 
7 FK16 
8 PASS KEY 
9 FAIL KEY 
10 MARK KEY 
11 PAR KEY 
Performance Board Test 
Contact Setup Test 
Collect Failing Vector Data 
Print Test Time 
Continue After Fail 
Characterization~ Program Development Mode 
Display Menu 
Display Passing Tests 
Display Failing Tests 
Enable Failing Pin Display: DIODE test 
Enable Detailed Info: AC~ DC tests 
Figure 12. Subroutine G:MENU: Production Mode 
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" 
Fl = '!~:.SI' 70001 
B:lKl = <l> 96. 600NS 
F2 = '!EST 70002 
B:I.Kl = <l> 98. l 25NS 
Fl 9 = '!EST 70008 
S"IRBl = <l> ********** 
F20 = '!EST 70004 
S"IRBl = <L> ********** 
F41 = 'JEST 70005 
S"IRBl = <L> 111. l 25NS 
Description: SA5 SU 
Vector Loa.d: :M\l..JADO 1 
Cha.r orrset = o.ooos 
Description: SA5 I-I) 
Vector Load: l\.WJAOOl 
Char offset= o.ooos 
J, 
Verlrlca.tlon pln(s): SRDYO 
Window Address: 60 = hex 8B 
Prod offset= O.OOOS 
Ve r l f l ca. t l on p l n ( s ) : SRDYO 
"Wlndow Address: 165 = hex OB 
Prod offset= O.OOOS 
De s c r l pt lo n: D\TA. TS Ve r l f l cat l on pl n ( s ) : O\TA 
Vector Load: l\.WJA006 "Wlndow Address: 247 = hex F7 
Char offset= -6.200NS Prod offset= 6.200NS 
EHR:R: P.ASSes at S"IRB1 = <I> o.ooos, the Intended FAIL edge. 
Des c r l pt ion: D\TA. .AS Ve r l f i cat lo n pl n ( s ) : O\TA i 
Vector Load: :M<\.UA005 vVlndow Address: 251 = hex FB 
Char offset= -3.200NS Prod offset= 3.200NS 
ER.R:R: FAILs at S"IRB1 = <I> 200.0NS, the Intended PA5S edge. 
Description: SRDYO TS 
Vector Load: :M<\.UA002 
Char offset= -5.000NS 
Verification pln(s): SRDYO 
\Nlndow Address: 124 = hex 7C 
Prod offs~t = 5.900NS 
Reference: CJ.K84 1,0 
Loca.tlon: 60 = hex 82 
Result = 8.600NS 
Reference: Cl.K84 1,0 
Loca.tlon: 146 = hex 92 
Result= -l.875NS 
Reference: :r::6H4J::X) 1,0 
Location: 247 = hex 
Reference: :r::6H4J::X) 0,1 
i :., 
Location: 251 = hex 
Reference: CI.K23 0,1 
F7 
FB 
Location: 124 = hex 7C 
Result = 5. 225NS 
Figure 13. Subroutine AOC: Timing Measurement Output, Debug Mode 
The following is an explanation of the debug mode timing measurement output: 
Field 1 
Description 
Verification Pin(s) 
Reference 
Vector load 
Window Address 
Location 
Test id and the corresponding test number. 
This is usually the pin list name of the pin( s) under test followed by the 
test type. Test types are as follows: SU == set-up, HO = hold, AS 
assertion, NG = negation, TS = tristate, and PW = pulse width. 
The name of the pinlist __ which has a STROBE assigned to it. 
The name of the pin(s) and the transition which gates or latches the 
signal which causes the DUT output used for verification, to change. 
The name of the vector load used for this test. 
The address at which the verification pins are strobed to determine the 
pass/fail status at any given iteration of the search. 
The location in the vector load at which the transition of the reference 
signal is to be found. 
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... 
Char Offset 
Prod Offset 
Field 10 
Result 
. , 
... ~. 
The amount of offset added to the characterization measurement before 
'· 
the result is compared to specifications. 
The amount of offset added to the timing generator assigned to the 
pins under test. This value is used 'in the production test only. • 
This is the name of the scanning timing generator. The equal sign is i") 
followed by the scanning timing set in angle brackets, and the value of 
the timing generator if a pass/fail point is found, or an error message if 
not. 
The result is measured with respect to the point marked Peri"od or 
Reference Po£nt in Figures 10 and 11, to allow for both positive and 
negative measurement values. The characterization offset is then 
added to it before it is displayed here. This is the same mechanism by 
which the timing measurement engineering output is derived . 
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ID 'IESr DESCRIPI"ICN RESlLT 28MIZ SPEC 24Mra SPEC 22MlZ SPE: 20MIZ SPE: 28MIZ M'\IOIN 
Fl SAS SU 1,¥JC 7.875NS FAIL> 8. OOONS FAIL> 8. OOONS FAIL> 8. OOONS FAIL> 4 . OOONS -4.876NS 
F2 SAS ID 1,¥JC -5.000NS 8.000NS 8.000NS 8.000NS 4.000NS 8.000NS 
F8 CYCLIO SU 1,¥JC 2. 126NS 8.000NS 8.000NS 8.000NS 4.000NS 876.0PS 
F4 CYCLIO ID 1,¥JC l.126NS 8.000NS 8.000NS 8.000NS 4.000NS l.875NS 
F6 D\TA SU 1,¥JC 6.260NS 18.00NS 21.00NS 28.00NS 25.00NS ll.75NS 
F6 . D\TA ID 1,¥JC -1. 626NS o.ooos o.ooos 0. ooos o.ooos l.626NS 
F7 mDYO SU 1,¥JC 2 .126NS 8.000NS 8.000NS 8.000NS 4.000NS 875.0PS 
F8 mDYO ID ~ -600.0PS 8.000NS 8. OOONS 8.000NS 4.000NS 8.500NS 
FQ D\TA SU 1,¥JC -1.875NS 8.000NS 8.000NS 8.000NS 4.000NS 4.875NS 
FlO D\TA ID 1,¥JC 3.260NS FAIL> 8. OOONS FAIL> 3. OOONS FAIL> 3. OOONS 4.000NS -250.0PS 
Fl8 c:so SU 1,¥JC l.875NS 8.000NS 8. OOONS 8.000NS 4.000NS 1. 626NS 
Fl4 c:so ID 1,¥JC l.125NS FAIL> O. OOOS FAIL> O. OOOS FAIL> O. OOOS FAIL> O. OOOS -l.126NS 
PC 'IES'I' FAILED 2 CF 12 TESTS 
Figure 14. Subroutine ACC: Timing Measurement Engineering Output 
The following is an explanation of the timing measurement engineering output, in case it is 
not intuitively obvious: . 
ID The test id. 
TEST DESCRIPTION This is usually the pinlist name of the pin(s) under test followed by 
the test type. Test types are as follows~ SU = set-up, HO = hold, 
AS = assertion, NG = negation, TS = tristate, and PW == pulse 
width. The word MAX or MIN means that the specification value(s) 
SPEC 
MARGIN 
are to be interpreted as either maximum or minimum values. 
There may be several columns of specifications, one for each 
category. No indicator is given for those specifications that pass, the 
FAIL> indicator marks failed specifications. The AC test will not 
fail as a whole unless there are FAIL> indicators in the rightmost 
SPEC column. 
This is the cliff erence between the RESULT and the most stringent 
specification. A negative margin implies failure of that specification. 
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L '1lRESHLD CN .AIIR 
:D\TA. L03 FR) l\.NJB 
.Kr' 88/06/14 16:66:21 
SM,PLE: 20 
'IES'IER: 1 - 1 
I 
OOV)CE: :Mt\UB 
~ I/F: Ra 
~= 
'IES'I' 00/N::IJJ rnTA UW.ER PIN/VS 
90001 1. 867V 2. ooov 800.0W 
falls pass limit( o.ooov ) 
90002 FAILS :M<\t..W)05: 268 = FD 
H '1lRESHLD <N .A1IR 
90008 1 . 8 9 5V 2 . 0 0 ov 800.0W 
H 'IHRE5HI,D CN DATA 
90004 U-FAIL 2.874V 2.000V 800.0W 
90005 
90005 
90005 L-FAIL 
90006 
90006 
90006 
IOZH 
90007 
90007 
90007 
IOZL 
90008 
90008 
90008 
U-FAIL 
DYNAMIC IID 
90011 
STATIC IID 
4.648V 
4.648V 
-446. ow 
66.00W 
68.00W 
5.290V 
. . . . . . . . 
. . . . . . . . 
400.0W 
400.0W 
400.0W 
2.400V 
2. 400V 
2.400V 
. . . . . . . . 
. . . . . . . . 
P22 
P28 
P24 
P22 
P28 
P24 
20. OON-\. 10. OOUA -10. OOUA P22 
20. OON-\. 10. OOUA -10. OOUA P28 
20. OON-\. 10. OOUA -10. OOUA P24 
0. OOOA 
O.OOOA 
O.OOOA 
10. OOUA -10. OOUA P22 
10. OOUA -10. OOUA P28 
10. OOUA -10. OOUA P24 
7 9. 20:M\ 150 . O:M\. . . . . . . . . VSl 
90012 1 . 600:M\. 12. 00:M\. . . . . . . . . VS! 
r::c '".rnS1' FAILED 
,, 
...... 
Figure 15. Subroutine DCC: DO Meas1:1rement Outp_ut 
The output of the DO test is mostly the standard data logger output of the test, system. Only 
when a pass and fail region can not be identified for the threshold test, does GENTEST 
output information. The example in the exhibit shows that the test failed at the pass limit 
which was set at OV, that is, for a low threshold measurement the input to the DUT which 
affects outputs at location 253 (hex FD), vector load MAUA005, should be set at logic 0. A 
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0 
logic O was defined as OV (the pass limit) via IN8, and that should have caused the vector load 
to pass. 
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( 
D\TA. I.CG FlJ) ~ Kr 88/06/14 16:66:21 
DE,VICE: ~ &M='IE: 20 LOI' ID: 
IOr I /F: R8 'rnS.IER: I - I <FERKI.CR: 
~= 
<FFN PINS ( CH) : 16 ( 12 ) 16 ( 10 ) 1 7 ( 7 4 ) 18 ( 11 ) 5 8 ( 7 5 ) 
N HOIECl'I<N DICDE 'IE.SI' FAILID O SHRrS 5 CF.ENS O RICH l1vPED'\N:ES 
<FFN PINS ( CH) : 15 ( 12 ) 16 ( 1 O ) 1 7 ( 7 4 ) 18 ( 11 ) 5 8 ( 7 5 ) 
P FRJIE:TI<N DICIE '!EST FAILID O SHRrS 5 CFENS O RICH Th.PFn\N'.:ES 
Figure 16. Subroutine DIODE: Diode Test Output 
The pin numbers represent logical or software designations, whereas the channel numbers in 
parentheses, refer to hardware. 
HUIE::TICN DICDE '!EST PASSED 
10001 ~ pass 
10005 :MAJ.X:DSl pass 
10000 :M\l0)02A pass 
10013 :M\l0)05A pass 
10011 :M\l0)08A pass 
10021 :M\TLX)IOC pass 
10025 :Mo\l.I:OlOG pass 
10020 ~lOK pass 
10033 :M\t.D012A pass 
FQ'CI'ICN'\L * FAIL 
·?' 
1 CF 85 
10002 ~ pass 
10006 :M\UDS2 pass 
10010 lvN.D)03A pass 
10014 lvN.D)06A pass 
10018 :M4J.l))OOA pass 
10022 :tvf\lIX>lOD fa.ii at 1594 
10026 ~lOH pass 
10080 ~lOL pass 
10034 lvN.D)13A pass 
10003 1¥JJATAN1 pass 
10007 ~l pass 
1 oo 11 :M-\U:X)04A pass 
10015 :M-\U:X)07A pass 
10019 :M-\LD)lOA pass 
10023 :M-\ll:X)lOE pass 
10027 :MAJ.IX)lOI pass 
10031 :M-\ll:X)llA pass 
10035 1&\U[XJ13B pass 
Figure 17. Subroutine FNC: Functional Test Output 
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10004 ~1 pass 
10008 :Mi\LIX)OlA pass 
10012 :MAJJ:X)04B pass 
10016 :Mi\LIX)07B pass 
10020 :Mo\l!X)10B pass 
10024 :Mo\l!X)lOF pass 
10028 :Mi\l.IX)lOJ pass 
10032 :Mi\LIX)11B pass 
LIMITIN3 <PERATIN3 ~ 
20001 ~= 87. 8M:IZ 
20002 :M\1JACDF 
-
88.7MIZ 
20008 Mi\IJATANl = 81.7MIZ 
20004 :Mc\ln,Pl 
-
R~. lM:IZ 
20006 :M\l.lDSl 
-
81.7MIZ 
20006 :M\l.lDS2 
-
87. 3M:IZ 
20007 lvf\U:RN)l 
- 36. lMIZ 
20008 :MAJIX) 01A = 30. OMlZ J 20008 :MAJIX>02A = 30. lMIZ 
20010 M'\UX)08A = 87.7MIZ 
20011 M'\UX)04A = 38.7MIZ 
20012 ?vWD>04B = 38.ThHZ 
20018 rvwD>06A = 38.7MIZ 
20014 M'\UX)06A = 39. lMIZ 
20015 M'\UX)07A = 30. lMIZ 
20016 M'\UX)07B = 39. lMIZ 
20017 :Mi\ID)08A = 35. lMIZ 
20018 ~09A= 36. 6M:IZ 
20010 :Mi\lD) 10A = 39. lMIZ 
20020 rvwD>lOB = 39. lMIZ 
20021 :MAJ.IX)lOC = 89. lM:IZ 
20022 :M\UX) 1 OD = 89. lM:IZ 
20028 M'\UX)lOE = 39. lM:IZ 
20024 M'\UX)lOF = 39. lMIZ 
20025 :MAJ.IX)lOG = 39. lM:IZ 
20026 :tv.i-\UX> 1 OH = 39. lM:IZ 
20027 :M\UX)lOI = 39. lM:IZ 
20028 :M6UX>lOJ = 39. lM:IZ 
20029 l\.¥UX) 1 OK = 89. lMIZ 
20030 M'\UX)lOL = 39. lM:IZ 
20031 :M\UX)llA = 88. lM:IZ 
20032 :M\UX)11B = 36. 7M:IZ 
20033 1'A-\TXX) 12A = 39. lMIZ 
20084 :M\UX)13A = 38. 7MIZ 
20035 :M\UX)13B = 38. lMIZ 
:M\XIMM FREQ.)EN:Y: 
20008 Jv.lAJ.D) 0 1A = 39. 9MIZ 
MINMM~: 
20005 MAJJDSi 
-
31. 7MIZ 
Figure 18. Subroutines FQBC or FQLC: Frequency Test Output 
( 
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-l 
10 .MIZ 16.MiZ 
+ I + 
20 .MIZ 26.MIB 80.MIZ 
+ I + 
86.MIZ 
+ I + 
40. 
+ + + I I + + + + + + I + + + + I + + + + + 1'.¥JJIFERP************************************************************************************************************** ...... .... . 
. . I + + + + + + + + + + + + + + + + + + + + + + + + ~ *******************************************************************************************************************·····. + + + + + + + + + + + + + + + + + + + + + + + + l ::tvW..IATANl * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * ................................. . I + + + + I + + + + I + + + + + + + + + + + + + + + + ! 
~l ****************************************************. ····*··********************************************************* .. *· 
+ + + + + + + + + + + + + + + + + + + + + + + + 
:M\UDSl *************************************************************************************** . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 
+ + + + + + + + + + + + + + + + + + + + + + +·+ :M-\IXDS2 **************************************************************************************************************··········· + + + + + + + + + + + + + + + + + + + + + + + + :M<\U:RN)l********************************************************************************************************·· .............. . + + + + + + + + + + + + + + + + + + + + + + + + I 
~OlA************************************************************************************************************************, 
+ + + + + + + + + + + + + + + + + + + + + + + + I I Jv.l,\llX)02A*************************************************************************************************************** .. ***~ .... + + + + + + + + + + + + + + + + + + + + + + + + i l\.¥JLX}08A********************************************************************************************************** .... * ......... . + + + + + + + + + + + + + + + + I + + + + + + + + I :MAJ.JIX>0-4A******************************************************************************************************************* ...... I + + + + + + + + + + + + + + + + + + + + I + + + + : 1vi'\UD004B******************************************************************************************************************* . . . . . . I + + + + + + + + + + + + I + + + + I + + + + I + + + + :Mi\t.I:X)05A******************************************************************************************************************* . . . . . . I + + + + + + + + + + + + + + + + I + + + + I + + + + l\¥J.D006A********************************************************************************************************************* . . . . 
· ··I + + + + + + + + I + . + + + I + + + + I + + + + I + + + + : l\¥J.D007A********************************************************************************************************************* e e I • 
I + + + + I + + + + I + + + + I + + + + I + + + + I + + + + I 
~07B********************************************************************************************************************* . . . . I + + + + + + + + + + + + I + + + + I + + + + I + + + + : :MAJ.JJ:X)08A***************************************************************************************************** . . . . . . . . . . . . . . . . . . . . I + + + + + + + + I + + + + I + + + + I + + + + I + + + + I 
~09A*********************************************************************************************************** . . . . . . . . . . . . . . 
I + + + + I + + + + I + + + + I + + + + I + + + + I + + + + :MAJI)JlOA********************************************************************************************************************* + + + + I + + + + I + + + + I + + + + I + + + + I + + + + :M4J.IX)IOB********************************************************************************************************************* 
. . . . 
I + + + + I + + + + I + + + + I + + + + I + + + + I + + + + I l\.¥\l.IX)10C'*********************************************'1{********************************************************************* .... 
I + + + + I + + + + I +~ + + I .+ + + + I + + + + I + + + + I 
~lOD********************************************************************************************************************* . . . . + + + + I + + + + I + + + + I + + + + I + + + + I + + + + I :MAJLX)lOE********************************************************************************************************************* . . . . 
I + + + + + + + + I + + + + I + + + + I + + + + I + + + + I 
~lOF********************************************************************************************************************* . . . . I + + + + I + + + + + + + + I + + + + I + + + + I + + + + ; :M4J.IX)lOG********************************************************************************************************************* . . . . I + + + + I + + + + I + + + + I + + + + I + + + + I + + + + 
' :M-\l.DOlOH********************************************************************************************************************* . . . . + + + + I + + + + I + + + + I + + + + I + + + + I + + + + I :M-\LIX)lOI********************************************************************************************************************* . . . . I + + + + + + + + + + + + + + + + I + + + + I + + + + I :M<\l!X)lOJ****************************************************************************************.***************************** .... I + + + + + + + + + + + + I + + + + I + + + + I + + + + I :Mi\IXX)lOK********************************************************************************************************************* .... I + + + + + +· + + + + + + + + + + + + + + + + + + l :MAJ.I:X>lOL********************************************************************************************************************* .... 
+ + + + + + + + + + + + + + + + + + + + + + + + I :M4J..IX>l1A*****************************************************************************************************************········ + + + + I + + + + + + + + + + + + + + + + + + + + : :Mo\ll:X)11B************************************************************************************************************.* ......... .. 
+ + + + I + + + + I + + + + I + + + + + + + + I + + + + 
:M-\1.XX) I 2A* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * \!.!·* * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * * .... L IMITIN3 <PERATIN3 FRIQ.J.El'LY': 2 2 . 7MIZ 
Figure 19. Subroutine FQLC: Linear Search Frequency Test Output 
For the frequency histogram, the asterisk is the PASS indicator and the period is the FAIL 
indicator. Increments are at 250KHz. 
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STATI<N 1 l\.¥JJB2 P..ACK!GE 'JEST 88/06/14 16:48:54 
p~ Mld3ER :Mi\TJB2- 1 
DI<DE PASS 
Ft.N:!I'ICNAL PASS 
FREt1)FN:Y * FAIL 1 CF 120 JIT 20M-IZ 
./1>C PASS 28M-IZ 
rx::: PASS 
&ID P.ART 
Figure 20. Compact Characterization Test Output 
(, ,-
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